Home
Learn More
Features & Pricing
Success Stories
Contact Us
Search Archives
PRWeb Direct
Submit Release
September 5, 2008
 
Industry Categories  
News by Country  
News by MSA  
Todays News  
Browse by Day  
PR Trackbacks™  
Featured Videos  
ViewNews™  
eBook Digests  
RSS  
PRWeb, a leader in online news and press release distribution, has been used by more than 40,000 organizations of all sizes to increase the visibility of their news, improve their search engine rankings and drive traffic to their Web site.
 
All Press Releases for May 23, 2005 Subscribe to this News Feed      
 

VeriEZ Solutions Enables Mixed-language Verification - EZVerify Enhanced to Support OpenVera® - SystemVerilog® Co-Development

VeriEZ Solutions, Inc.made a strong commitment to SystemVerilog today with the announcement of SystemVerilog support for EZVerify. The EZVerify product provides static analysis and automatic knowledge extraction for OpenVera and SystemVerilog-based verification flows. The SystemVerilog extension to EZVerify enables customers to reuse existing OpenVera modules with new SystemVerilog development

Santa Clara, CA (PRWEB) May 23, 2005 -- VeriEZ Solutions, Inc., the Verification Tools Company, made a strong commitment to SystemVerilog today with the announcement of SystemVerilog support for EZVerify. The EZVerify product provides static analysis and automatic knowledge extraction for OpenVera and SystemVerilog-based verification flows.

The SystemVerilog extension to EZVerify enables customers to reuse existing OpenVera modules with new SystemVerilog development. Solving customer problems remains our top priority," said Sashi Obilisetty, President and CEO of VeriEZ Solutions. We believe our valued customers would like to use our tools in a SystemVerilog environment, and we have made it possible with our current offering".

EZVerify is equally useful to new users contemplating a switch to SystemVerilog for Verification. EZVerifys static analysis finds errors in verification code, and provides an infrastructure for creating and implementing corporate-wide Hardware Verification Language (HVL) guidelines. As the verification projects increase in complexity, it becomes essential to augment HVL flow with static analysis to detect errors in HVL code as well as to ensure modules are error-free, well documented and reusable.

SystemVerilog Solution Details
EZVerify supports the verification constructs included in the ratified Accellera SystemVerilog standard, popularly known as the SystemVerilog 3.1a, and the emerging IEEE standard (P1800). Its single kernel engine reads and analyzes OpenVera and SystemVerilog modules by loading information into a common object format. It consists of two primary components, EZCheck and EZVerify.

EZCheck static analysis provides new and experienced verification engineers with reports on incorrect concurrency usage, errors in coverage specification and standard lint-type errors such as incompletely assigned functions, loss of bits during assignment and unassigned variables. Further, it allows companies to set up a guideline that encompasses Object Oriented Design principles such as class naming, hierarchy, construct usage and best practices in coding.

EZReport knowledge extraction enables users to view the class hierarchy, class details and port connections of existing libraries and new projects. It provides a proven infrastructure for verification reuse.

Pricing and Availability
The SystemVerilog functionality can be purchased as an option by existing EZVerify customers. U.S list price starts at $20,000 for a one-year, single-language license. SystemVerilog Support will be available to Beta customers in Q4 2005.

EZVerify SystemVerilog product demonstrations can be viewed in VeriEZs booth (#355) at DAC (June 13-16, Anaheim).

About VeriEZ
VeriEZ Solutions, Inc. is a privately held EDA company that develops and markets solutions that enable efficient chip verification. It is the developer of EZVerify and EZTranslate Tool Suites. EZVerify is the industrys first mixed-language (OpenVera®, SystemVerilog®) Productivity Tool Suite. It includes a configurable static lint checker (EZCheck) and a verification knowledge extractor (EZReport). EZTranslate is an OpenVera-to-SystemVerilog migration Tool Suite. VeriEZs tools detect errors and enable verification reuse. More information is available on the company website, www.veriez.com.

Contact:
Sashi Obilisetty
President & CEO
Ph: (408)-988-1604 ext. 1 / em: sashi@veriez.com

All trademarks or registered trademarks are the property of their respective holders.

# # #

Technorati Tags

Bookmark -  Del.icio.us | Digg | Furl It | Spurl | RawSugar | Simpy | Shadows | Blink It | My Web


OPTIONS
Printer Friendly Version
Download PDF Version
Download Reader Version
Email this story to a colleague
CONTACT INFORMATION
Sashi Obilisetty
VERIEZ SOLUTIONS, INC.
4089881604
Email us Here
ATTACHED FILES

There are no multimedia files attached to this release. If this is your release, you may add images or other multimedia files through your login.

ABOUT PRESS RELEASES
If you have any questions regarding information in these press releases please contact the company listed in the press release. Please do not contact PRWeb. We will be unable to assist you with your inquiry. PRWeb disclaims any content contained in these releases. Our complete disclaimer appears here.
 
Disclaimer: If you have any questions regarding information in these press releases please contact the company listed in the press release.
Please do not contact PRWeb®. We will be unable to assist you with your inquiry.
PRWeb® disclaims any content contained in these releases. Our complete disclaimer appears here.

© Copyright 1997-2008, Vocus PRW Holdings, LLC.
Vocus, PRWeb and Publicity Wire are trademarks or registered trademarks of Vocus, Inc. or Vocus PRW Holdings, LLC.

Terms of Service | Privacy Policy | Copyright