<?xml version="1.0" encoding="ISO-8859-1"?>
<?xml-stylesheet type="text/xsl" href="/prwebFeeds.xsl"?>
<rss version="2.0">
  <channel>
    <title>PRWeb.com Press Release Feed - PRWeb Press Release Account Feed</title>
    <link>http://www.prweb.com</link>
    <description>PRWeb.com Press Release Feed - Press Releases</description>
    <language>en</language>
    <image>
      <title>PRWeb Distribution Newswire</title>
      <url>http://www.prweb.com/images_v4/prweb_logo_hv.jpg</url>
      <link>http://www.prweb.com</link>
      <width>200</width>
      <height>46</height>
    </image>
    <managingEditor>xml@emediawire.com</managingEditor>
    <webMaster>xml@emediawire.com</webMaster>
    <ttl>30</ttl>

<item>
    <title>Helic Launches VeloceWired for Bondwire Design in the IC Flow</title>
    <link>http://www.prweb.com/releases/2008/06/prweb990504.htm</link>
    <description>
        <![CDATA[  <P>Helic S.A. announces today the commercial release of VeloceWired, a powerful IC package tool that accelerates bondwire design and simulation and enables optimization of high-speed lead-frame packages and co-design with analog and mixed-signal ICs. (PRWeb Jun 9, 2008)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2008/06/prweb990504.htm">http://www.prweb.com/releases/2008/06/prweb990504.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2008/06/prweb990504.htm</guid>
</item>

<item>
    <title>Helic&#039;s VeloceRF&#8482; is Selected by Fujitsu to Build RFIC Design-flow for Sub-100nm CMOS Processes</title>
    <link>http://www.prweb.com/releases/2007/06/prweb528496.htm</link>
    <description>
        <![CDATA[  <P>Helic S.A. proudly announces that Fujitsu Limited has adopted VeloceRF&#8482; and Helic&#039;s technology to build a new design-flow for RFICs in its 90nm and 65nm CMOS processes. The parties have agreed to develop world-class tooling and design methodology to support rapid prototyping and volume production of high-frequency ICs applying advanced lithography techniques. (PRWeb Jun 4, 2007)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2007/06/prweb528496.htm">http://www.prweb.com/releases/2007/06/prweb528496.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2007/06/prweb528496.htm</guid>
</item>

<item>
    <title>ClariPhy Leverages Helic&#039;s VeloceRF&#8482; EDA Tool For First-Pass Success of CMOS 10G Mixed-Signal IC</title>
    <link>http://www.prweb.com/releases/2007/06/prweb530104.htm</link>
    <description>
        <![CDATA[  <P>ClariPhy Communications and Helic S.A. today announced details of their joint engineering collaboration over the past 12 months, which has been instrumental in the first-pass success of ClariPhy&#039;s single-chip, 10GBASE-LRM, mixed-signal CMOS transceiver. (PRWeb Jun 4, 2007)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2007/06/prweb530104.htm">http://www.prweb.com/releases/2007/06/prweb530104.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2007/06/prweb530104.htm</guid>
</item>

<item>
    <title>New Release of VeloceRF&#8482; Supports 90-nm &#38; 65-nm RFIC Design</title>
    <link>http://www.prweb.com/releases/2006/07/prweb408845.htm</link>
    <description>
        <![CDATA[  <P>An enhanced inductance modeling engine, synthesis and verification capabilities for nanometer-scale RF CMOS are among the new features of VeloceRF&#8482; version 1.5. (PRWeb Jul 20, 2006)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2006/07/prweb408845.htm">http://www.prweb.com/releases/2006/07/prweb408845.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2006/07/prweb408845.htm</guid>
</item>

<item>
    <title>Micro Linear Selects Helic&#8217;s VeloceRF for RFIC Inductor Synthesis Modeling and Verification</title>
    <link>http://www.prweb.com/releases/2005/06/prweb249196.htm</link>
    <description>
        <![CDATA[  <P>Helic S.A. proudly announces that another semiconductor company has selected its VeloceRF EDA product. Micro Linear Corporation (Nasdaq: MLIN), a leading digital wireless transceiver U.S. company, will be using VeloceRF for synthesis, modeling and verification of integrated inductors in its RFIC designs. (PRWeb Jun 10, 2005)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2005/06/prweb249196.htm">http://www.prweb.com/releases/2005/06/prweb249196.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2005/06/prweb249196.htm</guid>
</item>

<item>
    <title>Helic Introduces Unique New Features in the VeloceRF&#8482; Toolset</title>
    <link>http://www.prweb.com/releases/2004/12/prweb188419.htm</link>
    <description>
        <![CDATA[  <P>Helic S.A. announces today the commercial availability of VeloceRF&#8482; v1.4.2 featuring an enhanced Spiral Wizard&#8482;. The Spiral Wizard module within VeloceRF can rapidly and efficiently deliver spirals &#8220;to-order&#8221;, tailored exactly to the designer&#8217;s requirements in inductance, operating frequency and quality factor. The design process is significantly simplified and accelerated, as it is disentangled from the use of pre-characterized inductor libraries. The tool features on-the-fly layout synthesis, under an extensive set of constraints that make it possible to optimize inductor quality factor, shrink silicon real estate and minimize surrounding interconnect. Available within both schematic and layout environments, the interface is highly intuitive and extremely fast &#8211; even for complex spiral types such as differential and transformer, the Spiral Wizard will generate a solution in a few seconds. (PRWeb Dec 15, 2004)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2004/12/prweb188419.htm">http://www.prweb.com/releases/2004/12/prweb188419.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2004/12/prweb188419.htm</guid>
</item>

<item>
    <title>Helic Joins the Cadence Connections Program</title>
    <link>http://www.prweb.com/releases/2004/05/prweb127462.htm</link>
    <description>
        <![CDATA[  <P>Helic S.A. proudly announces that the company has joined the Cadence&#174; Connections&#174; program as an Emerging Solutions member. Through its membership, Helic will assure that the rapid modeling capabilities of its VeloceRF&#8482; design tool work seamlessly with the Cadence Virtuoso&#174; custom design platform. VeloceRF helps designers to accelerate the development of complex RFICs and systems-in-package by enabling rapid, whole-chip electromagnetic modeling early in the design flow. (PRWeb May 21, 2004)</P>
        <P>Read the full story at <a href="http://www.prweb.com/releases/2004/05/prweb127462.htm">http://www.prweb.com/releases/2004/05/prweb127462.htm</a></P>]]>
    </description>
    <guid isPermaLink="true">http://www.prweb.com/releases/2004/05/prweb127462.htm</guid>
</item>

</channel>
</rss>